At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

In recent years, the adoption of Artificial Intelligence (AI) at the edge, particularly in the automotive industry, has grown exponentially. Edge AI, essential for Advanced Driver Assistance Systems (ADAS), enables real-time detection of road hazards, significantly enhancing driver safety. AI accelerators provide the computational power critical to these applications. As these accelerators become integral to automotive systems, ensuring their safety through robust safety mechanisms is crucial. In addition, tailored Electronic Design Automation (EDA) methodologies are essential for designing AI accelerators that meet the stringent safety standards required in the automotive industry.

This Ph.D. research focuses on enhancing the fault tolerance and safety of AI accelerators through innovative EDA methods. The research will involve analysing selected AI accelerators to assess their inherent fault tolerance and identify safety-critical components. The objective is to design hardware accelerators with advanced fault detection and correction mechanisms and to pinpoint areas requiring enhanced fault detection. This project will develop innovative methods to leverage EDA tool flows to efficiently detect and correct faults in AI accelerators. Additionally, existing Cadence tools and flows will be adapted to integrate AI capabilities. The developed concepts and methodologies will be demonstrated within the Cadence Functional Safety tool flow, applying them to real-world case studies.

Specific background:

• M.Sc. (or equivalent) in Electrical Engineering, Computer Engineering, Computer Science, or related areas
• Understanding of digital integrated circuit digital design & verification flows and tools
• Knowledge of hardware design languages (Verilog, VHDL) and programming skills
• Theoretical background in Functional Safety is preferred.

Requirements:

• The applicant must fulfil the eligibility rules mentioned on the project website (https://tiramisu-project.eu/vacancies/eligibility) and the Ph.D. requirements of the Politecnico di Torino, where the candidate will be enrolled for Ph.D. studies.
• An English language certificate (IELTS: minimum score 5.5, or one of the language certificates in substitution, e.g., Pearson, ETS, Cambridge English Language Assessment)

Note: This PhD project is part of the TIRAMISU European HORIZON MSCA Doctoral Network. The application for DC2.3 must also be submitted via the TIRAMISU website: https://tiramisu-project.eu/vacancies/application-procedure

Benefits we offer you:

• Competitive Salary
• 30 days annual leave
• Meal vouchers
• Capital Forming Payment (VwL)
• Ticket for the public transport
• Working in a hybrid model in a modern office concept

And so much more, do not hesitate to contact us.

We’re doing work that matters. Help us solve what others can’t.